Abstract -The auxiliary resonant commutated pole (ARCP) converter is currently of intense interest for use in a variety of power electronic converters, and is one of the cornerstones of the Navy's Power Electronic Building Block (PEBB) effort. In this paper a detailed discussion of the required switching times needed to achieve completely soft switching operation with only one current sensor per phase is set forth. Based on this analysis, an average-value model of the ARCP converter is derived and used to explore the output characteristics of the ARCP converter. It is shown that large loads at high power factors can cause the ARCP output voltage to drop substantially. Computer simulations and laboratory data are used to validate this analysis.
I. INTRODUCTION
Auxiliary resonant commutated pole converters offer the potential for reduced switching loss through the use of zero-voltage and zero-current switching of all of the semiconductors in the converter while still maintaining true PWM control. Reduced switching loss [1] [2] [3] [4] allows the ARCP converter to operate at high switching frequencies while the reduced dv/dt and di/dt help to reduce electromagnetic compatibility (EMC) problems [2] . The ARCP converter is typically used in large multi-phase DC-AC power electronic converters where the additional control and design complexities are offset by the improved performance of the converter [5] [6] [7] [8] . However, at high switching frequencies the performance of the converter may degrade due to the finite switching times of the phase voltages, resulting in a reduced output voltage capability.
To gain insight into this voltage reduction and other performance issues, detailed computer simulations can be used. However, detailed computer simulations can be computationally intense since the switching of each semiconductor must be taken into account. These switchings create fast electrical transients which, when coupled with typically slower electrical and sometimes mechanical dynamics of a electro-mechanical system connected to the converter, make for computationally intensive simulations of these systems. This has led to simulation of these types of systems using average-value models wherein only the average-value of the waveforms are represented, whereupon the state variables become constant in the steady-state. Since the fast electrical transients of the switching semiconductors do not periodically excite the system dynamics, simulation algorithms for stiff systems such as Gear's method become effective, resulting in computationally efficient simulations. In addition, the average-value modeling approach is also conducive to steady state analysis which is useful for design synthesis.
This paper sets forth an average-value model for the ARCP inverter. Inherent in the development of this model is a detailed consideration of the switching algorithm. Comparisons of model predictions with those of laboratory results and detailed computer simulations demonstrate that the model is quite accurate.
II. SYSTEM DESCRIPTION
A schematic of the ARCP converter considered in this paper is shown in Fig. 1 . The converter is feeding a balanced three phase load which is representative of any number of devices, from rotating machinery to ac load busses. The currents into each phase of the load, , , and , are fed back to the ARCP gating signal generator i as i bs i cs block, which in turn generates the gating signals required to control all of the semiconductor switches in the ARCP converter. A2 x the resonant inductor . This circuit is used to ensure that there will L r always be enough energy available to charge (or discharge) the resonant capacitors during a switching cycle.
B. Supervisory Control
The supervisory control can be any PWM technique, but a open loop voltage source based sine-triangle PWM algorithm as depicted in Fig. 4 is used as an example in the development to follow. Therein, and are the commanded q-and d-axis voltages and is the v q * v d * θ e position of the desired synchronous reference frame. The q-and d-axis variables are related to their abc counterparts using the transformation [9] (1)
) sin(θ e + With a sine-triangle modulation scheme, the maximum peak value of the fundamental component of the voltage that can be commanded without introducing low frequency harmonics is . Therefore the v dc /2 commanded voltages are limited by
The voltage commands must be transformed to abc variables for the sine-triangle modulator using (6) 
III. ARCP SWITCH LEVEL CONTROL
An important part of the design of an ARCP converter is devising a method to generate the gating signals for all of the semiconductor switches during a commutation sequence. One of the more prominent methods mentioned in the literature for this control [2, 4, 6, 10] uses sensors to detect voltage and current thresholds which allow switches to be turned on or off under zero voltage or zero current conditions. This type of control requires up to two current sensors and a voltage sensor (or two zero voltage detectors) per leg. In order to reduce the sensor requirements, [10] suggests that a time delay could be used to control the auxiliary current rise time eliminating the need for one of the current sensors. Another method for controlling the ARCP is to calculate all of the switching times off-line as a function of the load current at the instant of switching, and then use a lookup table to load timers with the proper times to control the gating signals. This method uses only one current sensor on the output current of each phase of the converter and is the method used herein.
In order to calculate the switching times, several assumptions must be made about the converter. First, the DC supply voltage is taken to be constant. Secondly, it will be assumed that the DC capacitors, , C dc serve as an ideal voltage divider. Next, the current out of the phase leg will be assumed to be constant while the converter is switching, making the inclusion of the load dynamics into the analysis of the converter switching unnecessary. Finally, semiconductor and passive component conduction losses will be neglected.
Given these assumptions, there are six different switching sequences which may be used depending upon whether a low-to-high or high-to-low transition is desired and the sign and magnitude of the load current at the instant the converter leg state is to be changed. The specific switching sequences are considered below.
A. Low-to-high transition with positive load current
In this case, a command for a low-to-high transition is given (from the supervisory control) and the load current is positive. From Fig. 3 the output line-to-ground voltage is initially latched to the lower v xg rail by current flowing through the lower diode . 
, is picked to guarantee there will be enough auxiliary i db current to force the voltage to rise to the upper rail when the lower switch is turned off. The time that it takes for the auxiliary current to rise to the boost current level can be calculated as and is gated off. The resonant capacitor holds the voltage across the switch at zero while the switch turns off, ensuring zero voltage switching of this device. After the lower switch turns off is v xg released from the lower rail and it begins its swing to the upper rail using the extra current in the auxiliary circuit to charge the resonant capacitors. After a period of time, will reach the top rail and be v xg clamped by the upper diode . The time for this voltage rise to D1 x occur may be expressed
When the voltage reaches the upper rail, the current in the auxiliary circuit is given by
While the voltage is clamped to the upper rail, the upper switch can be turned on without switching losses; however, it does not need to be turned on immediately since the auxiliary current is still greater than the leg current forcing current to flow in . There is a window of D1 x time in which the upper switch can be turned on without switching losses. This window lasts until the current in the upper diode goes to zero. The width of this window is denoted and may be T x,2lh,win expressed
In an actual hardware implementation of this converter, turning on the upper switch in the middle of this window is recommended to help ensure soft switching.
The time that it will take for to fall to zero after the voltage i x,aux has reached the upper rail can be calculated as (T x,2lh ) When the auxiliary current reaches zero, is gated off and the A2 x commutation cycle is complete. In a hardware implementation of this converter a small time delay could be added to this time to ensure the auxiliary current
B. Low-to-high transition with slightly negative load current
In this case is negative at the instant in which the low-to-high i x transition begins, but is greater than , where is a current −i thresh i thresh threshold used to decide if the auxiliary circuit is required to aid in the commutation process. Since the leg current is small, the auxiliary circuit is used to boost the current available to charge the resonant capacitors. In this case the boost current level is set equal to i boost , where is a current that guarantees there will be enough i swb i swb current to force the resonant capacitor voltage rise. This commutation sequence is identical to the low-to-high sequence with positive load current considered previously except for the manner in which is i boost calculated.
C. Low-to-high transition with a large negative load current
For this case is less than and has enough energy to i x −i thresh charge the resonant capacitors without the aid of the auxiliary circuit. At the command to switch from low-to-high, is turned off while S2 x the resonant capacitors hold the voltage across the switch at zero, ensuring a zero voltage turn-off. The leg current forces the voltage rise in the resonant capacitors, causing to clamp to the upper rail v xg through after a time of
When the line-to-ground voltage reaches the upper rail, the upper switch is gated on. A small time delay could be added to this for a hardware implementation to ensure that the voltage rise has occurred before the upper switch is gated on. Before proceeding to consider the various high-to-low transitions, it is appropriate to summarize the results for the low-to-high transition. In particular, by substituting the expressions for and i boost into (8, 9, 13) and simplifying yields i x,aux (T x,2lh )
where is the auxiliary current boost time, is the T x,1lh T x,2lh line-to-ground voltage rise time, and is the auxiliary current fall T x,3lh time. Fig. 5 illustrates the semiconductor switching sequence for low-to-high transition sequences using the timed approach. This sequence always begins and ends in states 1 and 9 respectively, where represents the command to start the transition sequence from ↑ s x * low-to-high from the supervisory controller.
D. High-to-low transition sequences
The sequence for high-to-low commutations can be analyzed as a mirror image of the low-to-high sequences; replaces , the A1 x A2 x role of and are interchanged and all of the current values S1 x S2 x will be negated. The leg current was positive when current was i x flowing through but it must be negative to flow through . A D2 x D1 x similar case is made for the main switches. The auxiliary current must be negative for a high-to-low transition since it needs to take charge out of the resonant capacitors; therefore all boost current thresholds will also have to be negated. Applying these changes, the timing relations for high-to-low commutations become
where is the auxiliary current boost time, is the T x,1hl T x.2hl line-to-ground voltage fall time, and is the time for the auxiliary T x,3hl current to fall to zero.
IV. AVERAGE-VALUE MODELING
For the purposes of design and analysis of the ARCP converter, a non-linear average-value model (NLAM) wherein the switching of the converter is represented on an average-value basis is an invaluable tool. In the model set forth herein, the q-and d-axis commanded output voltages and and the q-and d-axis output currents v q * v d * i qs and (which will be assumed to be constant and equal to their i ds average-value over the averaging process) will be model inputs. The outputs of the model will be the average q-and d-axis voltages out of the converter and as well as the dc current into the converter, v qs v ds . To develop an average-value model for the ARCP converter, two i dc averaging processes will be used. First a fast average of the line-to-ground voltages of each phase leg over one switching period is applied. This fast average operator is defined as
is the switching period of the supervisory control T sw modulation algorithm. Although the fast averaging procedure will result in a model where the switching is eliminated from the model, it will not yield a model in which, for example, the q-and d-axis quantities will be constant in the steady state. This is because the ARCP converter can induce low frequency harmonics into the load causing low frequency variations in the q-and d-axis variables, even in the steady state. In order to eliminate this variation from the model (so the model becomes an average value model in the classic sense) it is necessary to define a second average-value operator
Tfund ∫ t− 1 6 Tfund t
x(t)dt
where is the period of the fundamental component of the T fund voltage out of the converter. In (22), the period of integration is over one-sixth of a cycle since the low frequency harmonics in the q-and d-axis variables will be periodic in . 1 6 T fund In the development to follow, first (21) and then (22) will be applied to the converter model in order to develop a NLAM. However, before proceeding, it should be noted that (21) could be used to develop an average-value model which retains information about the low frequency harmonics. Such an approach, although not taken here, could offer a compromise between a detailed switch level simulation and a full average-value model in the classic sense. The approach used herein, in which successive average-value operators is employed, will be referred to as double average-value modeling.
The first step in deriving the double average-value model is to determine an expression for the fast-average of an ARCP leg line-to-ground voltage. Since the process of calculating the fast average is identical for each phase, this analysis will be set forth for the arbitrary x'th phase leg. is the setup time for the ARCP converter, or the time that it takes T su from the switch command being given until the first gating signal command is output from the ARCP gating signal generator. This time is dependent on the hardware implementation of the gating signal generator. The switching times are calculated T x,1lh ... T x,3hl using equations (15-20) and the current leaving the phase leg at the instant the switch command is given. The line-to-ground voltage is approximated as a linear rise in order to simplify the derivation. From Tx,2lh+Tx,1hl+ 1 2 Tx,2hl
Tsw
However, (24) is only valid for a certain range of commanded duty cycles. If the commanded duty cycle is too low, the phase leg will not be able to generate the commanded pulse because there is a limit on the minimum pulse width that the ARCP converter can generate. For example, it is possible that the phase leg could be commanded high, and then before it completes its commutation sequence high, it would be commanded low again. The ARCP must complete one sequence before it starts the next; so an ARCP phase leg is not able to make pulses that are narrower than (25)
or a minimum effective duty cycle of
Tx,2lh+Tx,3lh+Tx,1hl+ 1 2 
Tx,2hl+Tsu

Tsw
This condition would occur when .
Similarly, there will be a maximum pulse width that the ARCP phase leg can generate. This pulse width is
Tx,2hl+Tx,3hl+Tx,1lh+
Tx,2lh+Tsu  
The maximum pulse width expression is used when . These fast average line-to-ground voltages can be converted into average q-and d-axis voltages out of the ARCP converter, and v qs , using the transformation to the synchronous reference frame. v ds However, the line-to-ground voltages must first be converted to line-to-neutral voltages such that the zero sequence voltage will be zero (since the load is assumed to be wye-connected). The line-to-neutral voltage can be transformed to the synchronous qd reference frame using The dc current into the converter will be calculated on an average-value basis by equating the average power out which can be calculated (40)
(v qs i qs + v ds i ds )
to the average power into the ARCP converter which can be approximated as .
Although the converter has energy storage elements, and , on L r C r average the energy stored in these devices will be a constant. Since the energy stored in the converter is constant, the power into the converter must be equal to the power out of the converter plus the losses in the converter. Since the losses in the converter were neglected previously they will also be neglected here; therefore and the dc current into the converter can be expressed as
The methods used for calculating the switching times and deriving the average-value model are general and not limited solely to the ARCP converter. These processes could be applied to other soft switched converters such as, for example, resonant dc link converters [11] or auxiliary quasi-resonant dc link inverters [12] to develop average-value models.
V. IMPLEMENTATION
An ARCP converter was constructed in order to verify the validity of the average-value model and the timed approach for generating the gating signals. The parameters used in the construction of the ARCP converter are shown in Table I . IGBT modules were used for the primary and auxiliary switches. The approximate on-state voltage drop of the IGBTs and diodes that were used are and . v igbt v diode The auxiliary circuit voltage was split using two large electrolytic Table I r lr The timed approach of calculating the switching times off-line as a function of the load current was used in the hardware implementation. A sequence similar to Fig. 5 was used to calculate the switching times which were stored in an EPROM from which they can be loaded into a timer chip to control the switching sequence. This timer chip accurately (to 0.1 µs) controls the combinational logic so as to produce the correct semiconductor gating signals. Fig. 7 depicts an overview of the gating signal generator hardware for one phase of the converter.
A transition of the commanded state triggers the ARCP gating s x * signal generator circuit, starting the counter and causing the A/D converter to sample the leg current. The counter is used to sequence the operations which need to be performed to load the timer chip and the A/D converter addresses the EPROM with an address corresponding to the leg current . The EPROM stores the i xs switching times for this value of current at this address. Using the address from the A/D and knowledge if the transition is from low-to-high or high-to-low, the EPROM loads the switching times into a three channel timer chip (82C54); it also loads a mode register which tells the combinational logic if the auxiliary circuit is to be used and the direction of the commutation. After all of the timers are loaded, they are triggered to start simultaneously. The timer chip's output is processed by combinational logic which changes the gating signals of , , , and at the correct times to complete a S1 x S2 x A1 x A2 x proper ARCP commutation from low-to-high or high-to-low. After the commutation sequence is complete, the trigger is reset and the circuit is ready for the next command to change. The feedback of the sequence complete signal to the trigger protects the circuit from starting a second commutation the current one is complete. The setup time for this implementation is 6 µs. Fig. 8 depicts the auxiliary current and line-to-ground voltage i aux as a switching command is given. Notice the overshoot of the v g s * auxiliary circuit; this is due to the reverse recovery of the diodes in the auxiliary circuit. Zener diode snubbers were added to the auxiliary circuit [13] to snub out these overshoots quickly (the fast recovery of the auxiliary current back to zero). Since these snubbers do not impact the performance of the converter they are not included in the models.
VI. EXPERIMENTAL VERIFICATION
In order to validate the operation of the ARCP converter as well as the performance of the average-value model, the converter was loaded with a 4-pole 3.7 kW induction motor whose parameters are listed in Table II . The converter was operated at a switching frequency of 20kHz and the motor was loaded with a dynamometer to run at it's rated speed of 1750 RPM. Varying voltage commands were applied to the motor and the fundamental component of the voltage and it's phase relative to the commanded voltage was extracted as well as the magnitude of the dc current into the converter. Simulations were run using both a detailed model and the average-value model of the ARCP converter for the same data points as those which were experimentally obtained. For the average-value model, ten data points were used in the averaging process (N=10). The q-and d-axis voltages are plotted for these tests in Figs. 9 and 10 respectively and the dc current into the converter is shown in Fig. 11 . As can be seen, the results match up well in both the q-axis and d-axis. The slight difference in the voltage magnitudes may be attributed to the semiconductor voltage drops which were not included in the NLAM model; however the overall trend is very accurate. The negative d-axis voltages which are produced correspond to the effective voltage of the ARCP converter leading the commanded voltage command by a few degrees.
The NLAM can be extremely useful for calculating the output characteristics of the ARCP converter under various operating conditions. As an example of this, consider Fig. 12 wherein the output peak voltage magnitude is plotted as a function of the load current and the power factor angle (relative to the commanded voltage). For this study, the switching frequency (20kHz) and the commanded voltage (120v) are held constant while the magnitude and phase of the load current is varied. The ARCP converter parameters are the same as in Table I . Notice in this example that the 
VII. CONCLUSION
An average-value model for the auxiliary resonant commutated pole converter has been set forth which is capable of calculating the average q-and d-axis voltages out of the converter under various operating conditions. In doing so, a timed approach for controlling the ARCP converter was demonstrated and used in the model verification. Two averaging processes were used to obtain the non-linear average-value model. This accuracy of this model was verified by comparison of its predictions with those of detailed computer simulations and to laboratory results using an experimental ARCP converter driving an induction motor.
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